테슬라(Tesla)-Silicon Process Integration Engineer, Korea
테슬라(Tesla)-Silicon Process Integration Engineer, Korea
테슬라(Tesla)-Silicon Process Integration Engineer, Korea
1/3
테슬라(Tesla)서울 강남구경력 10년 이상

Silicon Process Integration Engineer, Korea

포지션 상세

Tesla is looking for process integration engineer to enable advanced logic SOC's. In this highly visible role, you will work with cross functional teams and foundry integration teams in developing next generation custom SOCs for Tesla's current and future platforms. You will be involved in NPI, high volume manufacturing, process window characterization, yield improvement, process optimization, WAT analysis, reliability projections, skew methodologies, product qualification, DPPM reductions.

주요업무

• Lead and coordinate joint technical efforts with the foundry to resolve complex process-related issues that impact product performance or yield.
• Drive Foundry process integration teams in bringing up the processes for advanced technology nodes (GAA and beyond).
• Collaborate with cross functional teams in optimizing power, performance, area, cost, etc for future SOC's.
• Debug process related issues in advanced technology nodes: FinFET, GAA, Back Side Power Delivery Network(BSPDN) and beyond.
• Continuously monitor and analyze foundry process data to ensure the health of the manufacturing line and to identify and troubleshoot issues related to yield, performance, and reliability.
• Improve product yield by optimizing processes without impacting reliability and performance.
• Qualify processes which can create long term impact in scaling Tesla's products while reducing costs.
• Drive qualified processes in reducing defects and sustain high volume manufacturing at reduced auto grade PPM levels.
• Lead structured DOE for yield, reliability and process window characterization.

자격요건

• BS/MSEE/Ph.D. with minimum 10 years of experience in process development, yield improvement, foundry and vendor management.
• Strong background in optimizing silicon processes (FEOL, MOL, BEOL) for advanced technology nodes (FinFET, GAA, BSPDN).
• Hands on experience in debugging process related issues impacting yield, reliability, power, performance, cost and area.
• In-depth understanding in device physics, device level reliability, process qualification, physical failure analysis, statistical analysis.
• Good background in design technology co-optimization (DTCO) for advanced nodes.
• Ability to resolve ambiguity and adapt to fast paced environment.
• Effective communication and ability to work with geographically distributed teams.
• Expected travel is 25% of time.

기술 스택 • 툴

태그

마감일

상시채용

근무지역

서울특별시 강남구 테헤란로 419, 9층
본 채용정보는 원티드랩의 동의없이 무단전재, 재배포, 재가공할 수 없으며, 구직활동 이외의 용도로 사용할 수 없습니다.
본 채용 정보는 에서 제공한 자료를 바탕으로 원티드랩에서 표현을 수정하고 이의 배열 및 구성을 편집하여 완성한 원티드랩의 저작자산이자 영업자산입니다. 본 정보 및 데이터베이스의 일부 내지는 전부에 대하여 원티드랩의 동의 없이 무단전재 또는 재배포, 재가공 및 크롤링할 수 없으며, 게재된 채용기업의 정보는 구직자의 구직활동 이외의 용도로 사용될 수 없습니다. 원티드랩은 에서 게재한 자료에 대한 오류나 그 밖에 원티드랩이 가공하지 않은 정보의 내용상 문제에 대하여 어떠한 보장도 하지 않으며, 사용자가 이를 신뢰하여 취한 조치에 대해 책임을 지지 않습니다.
<저작권자 (주)원티드랩. 무단전재-재배포금지>